

UPQC BASED SFCL FOR POWER QUALITY IN A DISTRIBUTION POWER SYSTEM

B. Sabitha¹, Dr. D. Bala gangi reddy²

¹PG scholar, Department of Electrical and Electronics Engineering Vidya Jyothi Institute of Technology Aziz Nagar Gate, C.B. Post, Hyderabad-75

²Professor, Department of Electrical and Electronics Engineering Vidya Jyothi Institute of Technology Aziz Nagar Gate, C.B. Post, Hyderabad-75

Abstract:

The present power sector faces problems of low energy quality and the reason behind this low power quality is variations in voltage, harmonics, transients and demand for reactive electricity. The requirements today have increased a large share of power from power electronics and have raised the question of low power quality by connecting grids with wind farms and solar farms. Development and output evaluation on the basis of a superconductive fault current limit (SFCL) voltage sag compensation scheme. To order for incorrect voltage components to be completely paid, a prepayment technique is implement to lock the instantaneous sizes and phase angles of real-time line voltages. Thus UPQC is largely responsible for improving power quality and it demonstrates that the above listed problems are compensated for quite well. UPQC is therefore known as an effective solution to the problems of power efficiency. The simulations showed that the compensation voltage drop is in a position to preserve the root-middle-square voltages stabilizations and to minimize the adverse effects on sensitive load from the voltage drop. In addition, the compensated power induced responsive loads is decreased byUPQC, which reduces the cost of the capital in UPQC, due to the further voltage improvement generated by SFCL.

Key words: UPQC, standard of power, SFCL and voltage-sag compensation.

I.INTRODUCTION

The last few years have a highly Promising tension reduction compensation system was investigated and technologically demonstrated in [1] – [6] based in DVR (Dynamic Voltage Recovery) fitted with superconducting magnet storage (SMES). For instance the Nott magnet and its matching 150 kVA power source (CSC) converter have been developed for protecting critical voltage loads of 110 kVA against slits in[2]. Two common magnets with HTS SMES are the Japanese 7.87-H/1-MJ/0.5-MVA magnet[5] and BSCCO 6.28-H/1-MJ/0.5-MVE[7] magnets with Chinese magnet magnets[1]. The cost of SMES coils' capital expenses[7] indicates that in reality an excellent idea of HES may also be more effective,[7][10] but SMES-based DVR systems are inefficient compared to conventional Battery Energy Storage (BES) equipment. The SMES systems have been designed in the future for the first time. The kW class of HES-based DVRs was shown during our previous works in [11]-[13] and integrated with the rapid reaction function of the SMES and with a BES-high power feature. A SMES-based DVR in MW-class will also be proposed and evaluated thereafter. In all threesome DVR systems, however, SMES needs high power or energy storage, particularly to offset strict voltage drop.

Nonetheless, the Superconducting failure current limit (SFCL) in the [14]–[18] distribution power system is validated to help balance the decrease in voltage. In our past research[20], we proposed and examined a resistive form of SFCL, which automatically starts and auto-applies the Double Fed Induction Generator(DFIG) to enhance failure driving.

A SMES-based, SFCL-resistive DVR system of the MW class would therefore be added to minimize the negative effects of voltage saving on sensitive loads. This system is described as its fundamental topology and technical theory, the parameter SMES and SFCL, DVR control strategy and simulation tests. This system is specified in detail. Furthermore, the optimum efficiency value is seen as minimizing the voltage sag device with respect to the DVR output power in the case of distribution line failure.

II. EXISTING SYSTEM

Fig. 1(a) Shows the overall circuit topology for SMES-based DVR and SFCL. The DVR on the sensitive load side consist mainly of one SMES magnet with chopper, VSC, LC filters, in- grid transformers, a DC link condenser and a SMES unit. The DVR is composed of a SMES-based DVR is shown in fig.1(b). SFCL is thus correlated with other series feeders. The deletion of voltage for sensitive loads mainly results from the SFCL cooperation with SMES. In case of a three phase failure in a feeder that doesn't supply the sensitive load, the SFCL reduces the defect current and raises the typical bus voltage slightly. After the voltage is detected, the SMES-based DVR has been triggered, thus preserving the constant terminal voltage of the responsive charge.




Fig.1(a) SMES-based DVR and SFCL system topology. (b) the SMES-based DVR comprehensive topology

III. SYSTEM PRINCIPLE AND CONTROL STRATEGY

SMES-based DVR Control Strategy

The DVR control strategy based on SMES is illustrated in the figure.2 For a DC-DC converter, the dc voltage control system is used. A bug is transferred between dc voltage relationship and the actual value to a hysteresis buffer for PWM signal to drive the two switches (S1, S2) By checking onbound status of two buttons, you can fix the dc voltage to SMES by continuously disconnecting the load mode (S1 ON, S2 ON) and discharging mode (S1 OFF, S2OFF). The excessive magnet current should be emphasized that SMES does not ensure routine work. A maximum control panel is thus equipped with the voltage change dc and the current limit of the SMES magnet.

IV. PROPOSED SYSTEM

Fig. 4 displays the total UPQC and SFCL circuit topology. The UPQC mounted at the receptive load side mainly consists of two VSC's, an LC sort, a in-grid transformers, and a condenser with D-C connection. Therefore, an SFCL is related to other feeders in sequence. The voltage-sag suppressions pro responsive load are mostly triggered by SFCL 's cooperative activity. In case of a three phase failure in a feeder that doesn't supply the responsive load, the SFCL reduces the defect current and raises the typical bus voltage slightly. On identification of a voltage-sag, UPQC is enabled in arrange to provide a compensated voltage, thereby keeping the responsive load end voltage steady.




Fig. 4 UPQC and SFCL system topology

V. SMES and SFCL STRUCH PARAMETERS

A. SMES Magnetic Model

Allowing for that when it is combined with a resistive SFCL system, the necessity of temporary Upper-performance With a very high critical current SMES magnet, energy exchange operations with Smes should be anticipated. A step-mode SMES magnet with an inductance of 1.2 H and a critical current of 880 A is employed in this work. A step-shaped magnet SMES has neither end nor end nine step-shaped pancakes. The medium mount is composed of 10 serial buckets, each with 50 spindles wounded. It has 250 mm and 285 mm of inner and outer radii. Four symmetric units on both sides are made of five standard pancakes from every end of each spindle Create a cross-sectional sliding shape to the middle part. There is an internal radius of 271 mm, 278 mm, 257 mm and 264 mm. In this study , four stepped phases are associated to fulfill the enhanced demands of SMES using serial-parallel communication. This SMES combination magnet uses a minimum of around 21 km of tape.




Fig. 5. The distribution system comparable circuit.




Figure. 6 The relation curve between R_m and U_{bus} .

B. Resistance Estimation of SFCL

Figure 1(a) displays the corresponding circuit of the delivery network. For a fault of three steps, the switch K closes, the bus voltage is expressed via a single supply.

$$U_{bus} = \frac{Z_1}{Z_{l1}(Z_1 + Z_3) + Z_1 Z_3} U_s \quad (2)$$

where,

$$Z_1 = R_m + Z_1 + \frac{Z_2 + Z_f}{Z_2 Z_f} \quad (3)$$

Where Z_{l1} is the total transmission line impedance; where R_m is a steady SFCL resistance; where Z_{l1} is an initial line point from a fault position; Where Z_{l1} is from the end of the load impedance and the same impedance to the fault position; where Z_{l1} is a responsive load impedance.

Equations (2) suggest an SFCL R_m -dependent bus voltage (U_{bus}).Therefore, based on (2), the SFCL resistance can be calculated to fulfill the required bus voltage. As shown in Figure, the relationship curve between U_{bus} and R_m can be achieved. 5. It shows that the SFCL strength of 1.306 is set for the common bus voltage to be increased to 5 kV (0.5 up).

**VI. SIMULATION RESULTS
EXSITNG RESULTS**




Fig 7 MATLAB/SIMULINK circuit diagram of the SMES-based DVR and Without SFCL




Fig 8 SIMULINK/ MATLAB circuit diagram of the SMES-based SFCL and DVR





Fig 9 SMES-based DVR info topology

Voltage Compensation Performance with DVR and With DVR & SFCL

Fig. 10 and 11 suggest a fault current with two stress compensation schemes on distribution line 1. The original peak fault current value is decreased to 2.86 kA for the cooperative scheme that combines SFCL and DVR (SFCL&DVR). This is less than that for the single fault value method (4.50 kA). The constant fault current (with single DVR) is also limited to 2,78 kA (with DVR +SFCL) and 4,09 kA. The bus tension from 1.0 kV, as shown in the Figure, is also increasing to 5.0 kV (with SFCL&DVR. (b) 6(b). Thanks to the suppression of the fault current, the voltage loss of the transmission line is high. This is therefore assumed that, because of its high strength during distribution line fault, the SFCL not only prevents the malfunction current effectively but raises the normal bus voltage.




(a)




(b)

Fig. 10 (a) distribution line1 failure current with a DVR only and (b) distribution line1 failure current with SFCL&DVR




(a)




(b)

Fig 11 (a) The normal rms voltage with DVR and (b) SFCL&DVR common bus rms voltage.


The responsive weight end voltage and a DVR output voltage are illustrated in the figure. 12. Fig. 12(a). 12(d), it has been apparent from both of these DVR SFCL&DVR models that the sensitive load voltage can be completely increased to the pre-fault value within 8 ms and thus the negative voltage effect on the sensitive load can effectively be eliminated. However, The DVR voltage is only roughly 4.15kV as the additional SFCL bus voltage is raised in the suggested SFCL&DVR system, while the proposed SFCL&DVR system in one DVR system is up to 7.3kV. The proposed SFCL&DVR scheme could therefore also reduce the compensated voltage required for DVR, reduce DVR performance further and offset the responsive pre-fault voltage fully.




(a)



(b)



(c)



(d)

Fig. 12 (a) The load voltage, without compensation, is sensitive. (b) DVR single output tension. (c) output voltage of SFCL&DVR DVR. (d) Sensitive load voltage compensation.

Evaluation of results and DVR relation

Fig. 13 Displays DVR power compensated output by two compensation systems. With the SFCL&DVR system suggested, DVR's compensated output power decreases to 0.54MW, 1.63 times the power of single (0.88 MW) DVR. Thanks to the voltage improvement effect of the common bus for common bus, the additional SFCL will effectively minimize the voltage drop of the common bus depth and thereby minimize DVR's compensated electrical power demand to reduce capital costs.




Fig. 13 (a) Compensated efficiency of single DVR and DVR control (b) Output compensated power of SFCL&DVR

EXTENSION RESULTS




Fig 14 UPQC circuit chart with SFCL MATLAB / SIMULINK




Fig 15 UPQC subsystem

Voltage Compensation Performance with SFCL & UPQC

The distribution line 1 error current with the voltage compensation scheme is shown in 16 and 17. In the context of the proposed cooperative system involving SFCL and UPQC (SFCL&UPQC), the original value of the defective current (initial peak value) is lower than the SFCL&DVR (2.86 KA). Similarly, the steady failure current (with SFCL&DVR) is limited to 1,74 kA (with SFCL&UPQC) from 2,78 kA. In addition, the autobus voltage (with SFCL&DVR) is augmented from 5,0 kV to 8,0 kV (including SFCL&UPQC). 7.05. Thanks to the suppression of a error present, the voltage loss of the transmission line is high. This is therefore assumed that, because The SFCL not only stops the unstable current efficiently, it also raises the normal bus voltage because of its high intensity during a breakdown on a distribution line.




Fig 16 Present fault on SFCL&UPQC distribution line1




Fig 17 Common bus RMS voltage with proposed SFCL & UPQC

When looking at figures 18 and 19, it is obvious that the sensitive load voltage can be increased by both SFCL&DVR and SFCL&UPQC within approximately 8 meters to a pre-default value, reducing the adverse voltage effect on sensitive load. The additional voltage rise in the popular SFCL bus also means that the UPQC output voltage in this SFCL&UPQC scheme is approximately 3.2kV only, while the UPQC output voltage in the SFCL&DVR scheme will be increased to 4.15kV. The proposal for SFCL&UPQC that also reduce the compensated voltage requirement of SFCL&DVR, and further reduce the efficiency of SFCL&DVR while completely offsetting the pre-fault value of the responsive load voltage.




Fig 18 UPQC output voltage with SFCL&UPQC




Fig 19 Sensitive load voltage with compensation

Performance Evaluation and Comparison of SFCL&DVR

Fig. 20 shows the output power compensation scheme for UPQC. With the new SFCL&UPQC system, the performance compensated power of SFCL & DVR has dropped to 0.33MW, 1.15 times lower than the power compensated in the SFCL&DVR (0.54 MW) system. The additional SFCL will decrease the voltage depth of the standard bus due the voltage increase for the standard bus.




Fig 20 Input offset capacity of SFCL&UPQC proposed

VII. CONCLUSION

The proposed and demonstrated voltage sag- compensation scheme is base on a SFCL UPQC system. Clear discussion of conceptual design, compensation theory, control method, measurement criteria, simulation outcomes and performance assessment will take place. With a pre-sag compensating strategy the proposed SFCL&UPQC system is capable of maintaining a pre-fault value of the vulnerable load voltage During the regular bus stress. Not only does the additional SFCL suppress error energy effectively, but the usual bus voltage also increases due to its high power. More important than the SFCL&DVR, it is evident that, due to the effect of the SFCL voltage increase for the common coach, the SFCL&DVR capacity requirement might be reduced by the proposed SFCL&UPQC regime. This could further reduce the total capital cost for the SFCL&DVR. The UPQC-based SFCL is therefore intended to use in the current distribution power network to increase transient voltage efficiency.

REFERENCES

- [1] X. H. Jiang et al., "A 150 kVA/0.3 MJ SMES voltage sag compensationsystem," IEEE Trans. Appl. Supercond., vol. 15, no. 2, pp. 1903–1906, Jun. 2005.
- [2] S.Nagayaet al., "Field test results of the 5MVASMESsystem for bridginginstantaneous voltage dips," IEEE Trans. Appl. Supercond., vol. 16, no. 2, pp. 632–635, Jun. 2006.
- [3] W. Y. Guoet al., "Control strategy of a 0.5 MVA/1 MJ SMES baseddynamic voltage restorer," IEEE Trans. Appl. Supercond., vol. 20, no. 3, pp. 1329–1333, Jun. 2010.
- [4] K. Shikimachiet al., "Development of MVA class HTS SMES systemfor bridging instantaneous voltage dips," IEEE Trans. Appl. Supercond., vol. 15, no. 2, pp. 1931–1934, Jun. 2005.
- [5] J. H. Zhu et al., "Design, dynamic simulation and construction of a hybridHTS SMES (high-temperature superconducting magnetic energy storagesystems) for Chinese power grid," Energy, vol. 51, no. 2, pp. 184–192, Mar. 2013.
- [6] K. Shikimachiet al., "System coordination of 2 GJ class YBCO SMESfor power system control," IEEE Trans. Appl. Supercond., vol. 19, no. 3, pp. 2012–2018, Jun. 2009.
- [7] L. Y. Xiao et al., "Fabrication and tests of a 1 MJ HTSmagnet for SMES," IEEE Trans. Appl. Supercond., vol. 18, no. 2, pp. 770–773, Jun. 2008.
- [8] M. A. Green and B. P. Strauss, "The cost of superconducting magnetsas a function of stored energy and design magnetic induction times thefield volume," IEEE Trans. Appl. Supercond., vol. 18, no. 2, pp. 248–251, Jun. 2008.
- [9] S. Suzuki, J. Baba, K. Shutoh, and E. Masada, "Effective application ofsuperconducting magnetic energy storage (SMES) to load leveling forhigh speed transportation system," IEEE Trans. Appl. Supercond., vol. 14, no. 2, pp. 713–716, Jun. 2004.
- [10] J. W. Shim, Y. Cho, S. J. Kim, S. W. Min, and K. Hur, "Synergisticcontrol of SMES and battery energy storage for enabling dispatchabilityof renewable energy sources," IEEE Trans. Appl. Supercond., vol. 23, no. 3, Jun. 2013, Art. no. 5701205.
- [11] Z. X. Zheng, X. Y. Xiao, C. S. Li, Z. Chen, and Y. Zhang, "Performanceevaluation of SMES system for initial and steady voltage sag compensations," IEEE Trans. Appl. Supercond., vol. 26, no. 7, pp. 1–5, Oct. 2016, Art. no. 5701105.
- [12] Z. X. Zheng, X. Y. Chen, X. Y. Xiao, and C. J. Huang, "Design and evaluationof a mini-size SMES magnet for hybrid energy storage applicationin a kW-Class dynamic voltage restorer," IEEE Trans. Appl. Supercond., vol. 27, no. 7, Oct. 2017, Art. no. 5700911.
- [13] Z. Zheng, X. Xiao, X. Chen, C. Huang, L. Zhao, and C. Li, "Performance evaluation of a MW-Class SMES-BES DVR system for mitigation ofvoltage quality disturbances," IEEE Trans. Ind. Appl., vol. 54, no. 4, pp. 3090–3099, Jul./Aug. 2018.
- [14] L. Ye, M. Majoros, T. Coombs, and A. M. Campbell, "System studiesof the superconducting fault current limiter in electrical distributiongrids," IEEE Trans. Appl. Supercond., vol. 17, no. 2, pp. 2339–2342, Jun. 2007.
- [15] M. Jafari, S. B. Naderi, M. T. Hagh, M. Abapour, and S. H. Hosseini, "Voltage sag compensation of point of common coupling (PCC) using faultcurrent limiter," IEEE Trans. Appl. Supercond., vol. 26, no. 4, pp. 2638–2646, Oct. 2011.

AUTHOR'S PROFILE



B. Sabitha, received her B.Tech degree from Abhinav Hi-Tech college of Engineering, Himayath nagar, Gandipet, Hyderabad. Present she is pursuing her M.Tech in Vidhya Jyothi Institute of Technology, Aziz Nagar, Hyderabad.



Dr. D. BALA GANGI REDDY, received his B.Tech, M.Tech and Ph.D degrees from the College of Engineering, Jawaharlal Nehru Technological University, Hyderabad in 1999, 2005 and 2014 respectively. Currently he is working as Professor in the Department of Electrical and Electronics Engineering at Vidya Jyothi Institute of Technology, Aziz Nagar Gate, C.B. Post, Hyderabad-75. He published numerous papers on Power systems and FACTS. His current research interests include Control of Electrical Drives, Electrical Distribution System and Power Quality & FACTS.