SYSTEM ON CHIP DESIGN AND ITS FUTURE CHALLENGES

Shailendra Tripathi1, C Mohan2

1,2Dept. of Electronics and Communication Engineering, Sharda University, Greater Noida, Uttar Pradesh
Email Id: 1 shailendra.tripathi@sharda.ac.in, 2 c.mohan@sharda.ac.in

Received: 02 November 2019 Revised and Accepted: 02 January 2020

ABSTRACT: This paper explains the SOC components and their challenges regarding future scope. According to the continuous development in the field of electrical and electronics, the machines or the devices are getting smaller and more efficient in comparison with the older machines or devices. New challenges on the system on chip (SOC) design solutions have been arisen because of the continuous advancement of technologies of semiconductors. SOC provides a platform for the implementation of multiple applications, and it will create a revolution on the design of the future of electronics systems. SOC helps in creating the whole system on a single chip and the chip will be very smaller in comparison with the whole system. The SOC results in reducing the space and the cost of manufacturing. Under this contribution few important challenges have been focused and also the unsolved problems concerned about the testability and design of SOC had been focused on the development in the field of electrical and electronics.

KEYWORDS: System-on-Chip (SOC), Electronics System, ASIC, CMOS Technology.

I. INTRODUCTION

The hustle of semiconductor development forms and the interest for complex and exceptionally incorporated applications have prompted the requirement for very effective plan techniques to deal with the intricacy of the structure and to fulfill time-to-showcase limitations later on. For the year 2015, the SIA guide predicts a thickness of 2 billion transistors for every chip for ASIC advancements and DRAMS a thickness of 48 GB for each Chip. Right now a reconciliation thickness of 30-40 million transistors for each chip is accessible and this as of now empowers system-level on-chip coordination. In the field of advanced structure, system-on-chip (SOC) arrangements previously become state-of-the-craftsmanship. Right now SOCs are acknowledged by incorporating a few pre-structured centers on one and a similar pass on. Regularly segments like processor centers committed ASIC squares, interfaces and recollections are joined to frame equipment/software arrangements. By the plan of SOCs raises a great deal of EDA issues, including an adaption of squares (between square correspondence structures and conventions), testability, acknowledgment of low-power, and execution prerequisites as for the entire system to be incorporated[1].

The pattern of system-level joining will proceed later on and this will impact the architect's condition. Expanding innovation abilities will empower new characteristics of system reconciliation: the simple and computerized world will become together and even small scale specialist systems are potential SOC parts (for example sensors). The interest for cutting edge portable applications and disseminated savvy sensor clusters will prompt a combination of RF segments (to be acknowledged in CMOS) into SOCs. The fundamental difficulties for SOC configuration emerge from the heterogeneity as for the consolidated parts. This has an impact on the plan and approval. Another major issue is the post-fabrication trial of SOC gadgets and, got from that, the inquiry of how systems can be planned to be testable[2].

In the accompanying, the center around configuration challenges for computerized SOCs: First propelled system plan strategies that can adapt to the system's intricacy are talked about. At that point, the testability issue will be tended to SOC testing and proficient age of testing information. At long last, we'll make a few inferences joined with a viewpoint to future patterns.
II. SYSTEM DESIGN: IP-BASED DESIGN

The reuse of parts, intended for a class of uses, is a technique to lessen the plan exertion, which is outstanding from programming structure for a long time as of now. In the field of ASIC structure, the reuse of squares has been polished in configuration houses for the most part in the type of advancement of existing items. Because of shorter item cycles and quickly expanding item intricacy, many plan organizations will increasingly more allude to module centers from outside. During the procedure of the exchange of configuration hinders from the first supplier to the integrator, licensed innovation (IP) issues must be considered. In some fundamental issues for IP, reuse is illustrated: plan quality, documentation, security, backing, and combination[3].

Fig. 1 systems an IP-based plan stream. The determination of new IPs is performed dependent on requests emerging with new item classes to be figured out. During the detail, the range of utilizations for the IP joining must be assessed and the necessary all-inclusive statement of the IP square to be created must be resolved. In light of the IP detail, an IP model is grown (Soft IP). Exact and well-organized documentation is fundamental for future alterations and upgrades of the square. The IP-model can straightforwardly be appropriated as delicate IP or it will be combined by the IP supplier for a committed objective innovation (bringing about a hard IP). The appropriation of the IP can be performed legitimately by the supplier or by an IP library supplier. For the mix of an IP hinder into the client's item configuration, bolster administrations must be given[4].

In this flow chart, a tight collaboration of IP suppliers, wholesalers, and the client is required to misuse the potential improvement of productivity. Concerning the productivity addition of IP-based structure, a few disadvantages of the technique must be considered: re-ease of use of plan segments creates an interest for consensus. Consensus regularly joins lost execution and expanded space to be shrouded in-circuit test. Besides, lasting innovation enhancements require ordinary re-blend of the IP squares to changed advancements. Ordinarily, this is impossible naturally, since limitation/execution exchange offs requires an adjustment of the combination parameters. Advantageous IP model changes can be very tedious and can commonly not be performed without the information on the first originators. The upkeep exertion for IP modules can be similarly high and in this manner, the reuse idea is appropriate for enormous IP squares (coarse granularity) as it were. This is, for instance, the case for the ARM chip centers. Another disadvantage of IP based plan is the synchronization and the correspondence in the middle of IP squares. The last ordinarily have been structured and upgraded for a particular clock period. The synchronization of various timekeepers and the clock
dissemination on huge bites the dust is a troublesome errand just as the plan of fitting correspondence structures[5].

Expanding upgrades of CMOS innovations additionally empower the reconciliation of simple parts into blended sign SOCs. Since union methods for simple ICs are as yet remarkable, the reuse idea is of fundamental enthusiasm for the mix of simple and radio recurrence segments in installed single-chip applications.

The SOC mix of IP squares contains a lot of difficulties for future research: correspondence systems, testability, control minimization. On the off chance that the IP squares to be coordinated work with various clock frequencies, as a rule, non-concurring correspondence conventions must be actualized, which will prompt a testability bad dream. The testability viewpoints will be talked about in segment 4 in detail. Moreover, the structure objectives regarding execution and power minimization must be acknowledged for single squares, yet also for any blend of squares. Out of these as of now pretty much unsolved issues a ton of research themes will emerge later on[6].

III. SYSTEM SYNTHESIS TECHNIQUES

Amazing system blend strategies can convey a subsequent procedure to adapt to future system’s expanding complexities. In the ongoing years, a few strategies have been developed from an elevated level blend to the system-level union. Research in this setting has been centered on system-level particular techniques and equipment/programming co-structure, where a few partitioning among equipment and programming portions of the determination are abused. The primary difficulties of system combination methods are the re-enactment of heterogeneous systems, the treatment of the plan space intricacy and estimation issues just as the consideration of the fashioner’s skill into the structure procedure[5].

Moreover, the relocation of structure portrayals is as yet a significant issue. In numerous spaces, social system models are written in C (++), utilizing skimming point number portrayals. The equipment usage requires fix-guide numbers all together toward getting cost-effective executions. Another issue is the determination of utilization calculations. A calculation intended for programming usage might be problematic for equipment acknowledgment and the other way around. In specific, the movement of programming determinations utilizing pointer tasks to equipment can be extremely confused. New bound together equipment/programming determination approaches like SystemC can be a stage for tackling these issues since they give a brought together detail semantics[6].

IV. TESTING OF SYSTEMS-ON-CHIP

While the center based structure procedure, talked about in segment 2, has prompted expanded plan profitability, it presents extra test-related issues, which are expected to, among others, licensed innovation security. These extra testing issues, together with the test issues incited by the multifaceted nature and heterogeneous nature of SOC, present extraordinary difficulties to the SOC testing network. This segment will talk about a few of these difficulties[7].

It should initially be noticed that, even though the core-based structure technique is like a customary system-on-board (SOB) plan where individual chips are planned and afterward incorporated into a board, creation trial of SOC and that of SOB are different. In SOB testing, the individual chips are fabricated and tried first before they are coordinated into the board. The individual SOC centers, while pre-plan and pre-verified, won’t be tried until they are coordinated into a system chip. In this manner, a center isn’t tried independently, but instead as a piece of the general system chip test. This implies the partition and-vanquish testing procedure customarily used to manage the unpredictability of testing an intricate board can’t be straightforwardly applied in SOC testing.

Other than the expanded intricacy, the trouble of SOC testing is because of its heterogeneous nature. Commonly, a SOC comprises chip centers, computerized rational squares, simple gadgets, and memory structures. These various kinds of parts were generally tried, as isolated chips, by devoted programmed test gear of various kinds. Presently they should be tried all together chip either by a super analyzer, which is fit for taking care of the various sorts of centers and is over the top expensive or by different analyzers, which is very tedious because of the dealing with the time of moving to start with one analyzer then onto the next. Another issue identified with testing implanted centers as a piece of system test is because of the restricted information the system integrator has about the inner structure of a center. This might be because of licensed innovation insurance or the utilization of complex hard centres. In this circumstance, the centre designer will give the test examples and addition structure for-test (DFT) system into the centre. Since the centre designer has no clue
about the general SOC structure and test procedure to be utilized, the embedded DFT component may not be good with the general structure and test reasoning, driving typically to low test quality or high overhead[8].

This issue should be understood to ensure the top notch level of SOC items. Another key issue to be tended to for SOC testing is the usage of test get to component on chip. For conventional SOB configuration, direct test access to the peripheries of the essential parts, as separate chips, is normally accessible. For the comparing centres installed profoundly in a SOC, such access is unthinkable. In this manner, extra test get to instrument must be remembered for a SOC to associate the centre peripheries to the test sources and sinks, which are the SOC pins when testing by outer analyser is expected. The plan of the test get to instrument must be viewed as together with the test-booking issue, so as to decrease the silicon territory utilized for test get to and to limit the all-out test application time, which incorporates an opportunity to test the individual centres and user defined rationale just as an opportunity to test their interconnections. The issue of intensity dispersal in test mode ought to likewise be considered so as to anticipate the chip being harmed by over warming during test. Since the issues of test get to system configuration, test booking, test application time minimization, and test control thought are associated on one another, they should be unravelled together in a coordinated structure condition[9].

A significant number of the testing issues talked about above can be overwhelmed by utilizing work in individual test (BIST) system. For instance, the test get to cost can be significantly diminished by putting the test sources and sinks beside the centres to be tried. BIST can likewise be utilized to manage the disparity between the speed of the SOC, which is expanding quickly, and that of the analyser, which will before long be too delayed to even consider matching run of the mill SOC clock frequencies. The presentation of the BIST component in a SOC will likewise improve its diagnosis ability and field-test capacity, which are basic for some applications where standard activity and upkeep test is required[10].

Since the presentation of BIST system into a SOC is an intricate assignment, to grow ground-breaking robotized plan techniques and apparatuses to streamline the test work together with the other structure criteria just as to accelerate the plan procedure. As talked about before (segment 3), SOC configuration implies frequently equipment/programming code sign. The testing of the equipment and programming portions of a HW/SW system are as yet considered as isolated issues and understood with altogether different strategies. There is extraordinary requirement for a general procedure to manage equipment and programming testing in a precise way with the goal that the testing cost can, for instance, be considered in the equipment/programming apportioning process.

V. HIERARCHICAL TEST GENERATION

Mechanized test design age for complex advanced systems incorporates three fundamental exercises: choosing a strategy for demonstrating the system, building up an issue model and producing tests to identify every one of the shortcomings secured by the flawed model. The proficiency of test age (nature of tests, and speed of test age) is profoundly relying upon the degree of system portrayal and flaw models which have been picked.

Because of the expanding unpredictability of advanced circuits the old-style door level techniques have gotten unrealistic. Thus, different methodologies dependent on practical, social, or various leveled strategies are increasingly increasingly more prominence. Be that as it may, practical and social test blend techniques, which don't utilize usage information can't bear the cost of good test quality estimated regarding low-level blames or imperfections. As a potential arrangement, progressive techniques have developed which exploit higher deliberation level data while creating tests for the entryway level issues. The upside of progressive methodologies contrasted with the practical ones lies in the probability of developing test plans at higher practical levels and demonstrating shortcomings at lower levels.

The customarily utilized well known stuck to blame (SAF) model has not withstood the trial of time. It has been indicated that high SAF inclusion can't guarantee high caliber of testing, for instance, for CMOS incorporated circuits. The explanation is that the SAF model disregards the real conduct of circuits, and doesn't sufficiently speak to most of genuine IC abandons and disappointment systems which frequently don't show themselves as stuck-at deficiencies. This reality is notable yet typically overlooked in the designing practice due to the intricacy issue. Great outcomes in entryway level test age have been accomplished with Decision Diagrams (DD) as the model of computerized circuits. Ongoing exploration has demonstrated that DDs can be proficiently utilized likewise at more elevated levels giving a uniform model to both entryway and register move level test age. Utilizing DDs manages effectively to embrace old-style entryway level deficiency initiating, shortcoming proliferation and line defense calculations in a more significant level test age.
In another methodology was presented for various leveled imperfection situated test age-dependent on deformity pre-analysis for parts, and utilizing the consequences of pre-analysis in more elevated level flaw reproduction and test age. By presenting a practical issue model this thought is summed up as a strategy for mapping deficiencies starting with one various leveled then onto the next. The practical flaw model is a type of a lot of sensible conditions permits to coherently speak to the imperfections in segments and the correspondence organizes by a uniform procedure. Consolidating the proficiency of high register-move level test arranging and the precision of the medium entryway level flaw "transportation" examination with low-level definite physical deformity enactment permits to arrive at high effectiveness in test age with high test quality then again.

VI. CONCLUSION

As per fast-improving ASIC advances and a perpetual application-driven interest for increasingly more perplexing system coordination, propelled system plan systems are compulsory to accomplish adequate structure productivity. The explanation is that the SAF model disregards the real conduct of circuits, and doesn’t sufficiently speak to most of genuine IC abandons and disappointment systems which frequently don’t show themselves as stuck-at deficiencies. This reality is notable yet typically overlooked in the designing practice due to the intricacy issue. Great outcomes in entryway level test age have been accomplished with Decision Diagrams (DD) as the model of computerized circuits. In this commitment, the future difficulties for IP-based and combination driven SOC structure have been depicted. New techniques for test age and plan for testability for complex systems-on-chip will likewise be a significant issue in future SOC.

VII. REFERENCES